✦ LIBER ✦

Sub-100 nm CMOS circuit performance with high-K gate dielectrics

✍ Scribed by N.R. Mohapatra; A. Dutta; G. Sridhar; M.P. Desai; V.R. Rao

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

The effect of high-K gate dielectrics on

✍ Mohapatra, N.R.; Desai, M.P.; Narendra, S.G.; Rao, V.R. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 276 KB

CMOS scaling beyond the 100-nm node with

✍ Wu, E. Y.; Nowak, E. J.; Vayshenker, A.; Lai, W. L.; Harmon, D. L. 📂 Article 📅 2002 🏛 IBM 🌐 English ⚖ 263 KB

The impact of high-κ gate dielectrics an

✍ Cheng, B.; Cao, M.; Rao, R.; Inani, A.; Vande Voorde, P.; Greene, W.M.; Stork, J 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 259 KB

Subthreshold performance of gate enginee

✍ Nirmal, D.; Vijayakumar, P.; Thomas, Divya Mary; Jebalin, Binola K.; Mohankumar, 📂 Article 📅 2013 🏛 Elsevier Science 🌐 English ⚖ 855 KB

Recoiled-oxygen-free processing for 1.5

✍ Togo, M.; Kimura, S.; Mogami, T. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 276 KB

Titanium–aluminum oxynitride (TAON) as h

✍ J. Miyoshi; J.A. Diniz; A.D. Barros; I. Doi; A.A.G. Von Zuben 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 306 KB