Sub-100 nm CMOS circuit performance with
โ
N.R. Mohapatra; A. Dutta; G. Sridhar; M.P. Desai; V.R. Rao
๐
Article
๐
2001
๐
Elsevier Science
๐
English
โ 141 KB