✦ LIBER ✦

MOSFET global modeling for deep submicron devices with a modified BSIM1 SPICE model

✍ Scribed by Imam, M.A.; Osman, M.A.; Osman, A.A.

Book ID: 119778046
Publisher: IEEE
Year: 1996
Tongue: English
Weight: 539 KB
Volume: 15
Category: Article
ISSN: 0278-0070
DOI: 10.1109/43.494709

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A fringing-capacitance model for deep-su

A fringing-capacitance model for deep-submicron MOSFET with high-k gate dielectric

✍ F. Ji; J.P. Xu; P.T. Lai; J.G. Guan 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 189 KB

An analytical model of fringing capacitances for deep-submicron MOSFET with high-k gate dielectric, including gate dielectric fringing-capacitance and gate electrode fringing-capacitance, is obtained by the conformal-mapping transformation method. It is demonstrated that the fringing-capacitance eff

A physically-based semi-empirical series

A physically-based semi-empirical series resistance model for deep-submicron MOSFET I-V modeling

✍ Lim, K.Y.; Zhou, X. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 117 KB

[IEEE International Electron Devices Mee

[IEEE International Electron Devices Meeting. IEDM Technical Digest - Washington, DC, USA (7-10 Dec. 1997)] International Electron Devices Meeting. IEDM Technical Digest - RF MOSFET modeling accounting for distributed substrate and channel resistances with emphasis on the BSIM3v3 SPICE model

✍ Liu, W.; Gharpurey, R.; Chang, M.C.; Erdogan, U.; Aggarwal, R.; Mattia, J.P. 📂 Article 📅 1997 🏛 IEEE ⚖ 392 KB

[IEEE Proceedings 1998 IEEE Hong Kong El

[IEEE Proceedings 1998 IEEE Hong Kong Electron Devices Meeting - Hong Kong (1998.08.29-1998.08.29)] Proceedings 1998 Hong Kong Electron Devices Meeting (Cat. No.98TH8368) - A predictive semi-analytical threshold voltage model for deep-submicron MOSFET's

✍ Lim, K.Y.; Zhou, X.; Lim, D.; Zu, Y.; Ho, H.M.; Loiko, K.; Lau, C.K.; Tse, M.S.; 📂 Article 📅 1998 🏛 IEEE ⚖ 238 KB

A unified triode/saturation model with a

A unified triode/saturation model with an improved continuity in the output conductance suitable for CAD of VLSI circuits using deep sub-0.1 μm NMOS devices

✍ Chen, Y.G.; Kuo, J.B. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 349 KB

[IEEE 2012 IEEE 11th International Confe

[IEEE 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology (ICSICT) - Xian, China (2012.10.29-2012.11.1)] 2012 IEEE 11th International Conference on Solid-State and Integrated Circuit Technology - A compact model for the STI y-stress effect on deep submicron PDSOI MOSFETs

✍ Bu, Jianhui; Bi, Jinshun; Ma, Xianjun; Luo, Jiajun; Han, Zhengsheng; Cai, Haogan 📂 Article 📅 2012 🏛 IEEE ⚖ 246 KB