𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Ka-band 0.18 μm CMOS low noise amplifier with 5.2 dB noise figure

✍ Scribed by Win-Ming Chang; Zi-Hao Hsiung; Christina F. Jou


Publisher
John Wiley and Sons
Year
2007
Tongue
English
Weight
220 KB
Volume
49
Category
Article
ISSN
0895-2477

No coin nor oath required. For personal study only.

✦ Synopsis


Abstract

A Ka‐band low noise amplifier (LNA) using three cascaded stages was designed and implemented in a standard 0.18 μm CMOS technology. The fabricated Ka‐band LNA achieves power gain (S21) above 12 dB from 30 to 32 GHz and a minimal noise figure of 5.2 dB at 31.5 GHz. The three cascaded stages LNA consume 15.58 mA from 1 V power supply. Compared with the recent published literatures, this LNA operates at the highest frequency ever reported by standard bulk 0.18 μm CMOS process. © 2007 Wiley Periodicals, Inc. Microwave Opt Technol Lett 49: 1187–1189, 2007; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.22383


📜 SIMILAR VOLUMES


A 30-GHz 10-dB low noise amplifier using
✍ Hsin-Lung Tu; Tsung-Yu Yang; Kung-Hao Liang; Hwann-Kaeo Chiou 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 192 KB

## Abstract A three‐stage 30‐GHz low noise amplifier (LNA) was designed and fabricated in a standard 0.18‐μm CMOS technology. The LNA has demonstrated a 10‐dB gain and a minimum noise figure of 5.2 dB at 30 GHz. The achieved input 1‐dB compression point (IP~1 dB~) and third order intercept point (I

23-GHz low-noise amplifier using paralle
✍ B. M. Frank; M. M. Hossain; Y. M. M. Antar 📂 Article 📅 2005 🏛 John Wiley and Sons 🌐 English ⚖ 120 KB

## Abstract A three‐stage low‐noise amplifier (LNA) fabricated in a standard 0.18‐μm CMOS process (__f__~__T__~ = 45 GHz) with a maximum gain of 18 dB at 23.2 GHz and a 5.8‐dB noise figure is presented. Parallel feedback between the gate and drain is used in all three stages. This configuration als

A 3-mW concurrent 2.4/5.2-GHz dual-band
✍ Tai-Hsing Lee; Yo-Sheng Lin 📂 Article 📅 2004 🏛 John Wiley and Sons 🌐 English ⚖ 249 KB

## Abstract A concurrent 2.4/5.2‐GHz dual‐band monolithic low‐noise amplifier implemented with a 0.18‐μm mixed‐signal CMOS technology is reported for the first time. This LNA only consumed 3‐mW power, and achieved minimum noise figures of 3.3 and 3.26 dB and 2.4 and 5.2 GHz, respectively. Input and

A K-band low-noise amplifier in 0.18-μm
✍ Jun-De Jin; Shawn S. H. Hsu 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 174 KB

## Abstract A K‐band low‐noise amplifier (LNA) was realized in a standard 0.18‐μm CMOS technology. The cascaded common‐source configuration of four stages was adopted for low voltage operation and high gain performance. In addition, the gate‐source transformer feedback technique was employed to ach

A 1.2-V fully integrated 2.4-GHz low-noi
✍ C. C. Meng; M. H. Chiang; T. H. Wu 📂 Article 📅 2002 🏛 John Wiley and Sons 🌐 English ⚖ 314 KB

## Abstract A 1.2‐V fully integrated 0.35‐μm inductively degenerated common source CMOS low‐noise amplifier has been demonstrated at 2.4 GHz in this paper. A simple common source configuration can be operated at lower voltage and has lower output impedance when compared with a conventional high out

A 1-V, 6-mA, 3–6 GHz broadband 0.18-μm C
✍ C.-P. Chang; C.-C. Yen; H.-R. Chuang 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 346 KB

## Abstract A 3–6 GHz broadband CMOS single‐ended LNA fabricated with the 0.18 μm 1P6M process for UWB and WLAN receiver is presented. Due to its noncascode circuit architecture, the proposed LNA can operate under 1V supply voltage and 6mA current consumption. In the UWB low band (3.1–5.15 GHz), th