✦ LIBER ✦

A 1.2-V fully integrated 2.4-GHz low-noise amplifier in 0.35-μm CMOS technology

✍ Scribed by C. C. Meng; M. H. Chiang; T. H. Wu

Publisher: John Wiley and Sons
Year: 2002
Tongue: English
Weight: 314 KB
Volume: 36
Category: Article
ISSN: 0895-2477
DOI: 10.1002/mop.10699

No coin nor oath required. For personal study only.

✦ Synopsis

Abstract

A 1.2‐V fully integrated 0.35‐μm inductively degenerated common source CMOS low‐noise amplifier has been demonstrated at 2.4 GHz in this paper. A simple common source configuration can be operated at lower voltage and has lower output impedance when compared with a conventional high output impedance cascode LNA circuit topology. The input matching inductance, output matching inductance, and source degeneration inductance are integrated on a single chip. The fully integrated 2.4‐GHz CMOS LNA has 5.27‐dB power gain, 17‐dB input return loss, 15‐dB output return loss, 4‐dB noise figure, and −1‐dBm IIP~1dB~ and 8‐dBm IIP~3~ at V~dd~ = 1.2 V and I~dd~ = 10 mA, respectively. © 2002 Wiley Periodicals, Inc. Microwave Opt Technol Lett 36: 136–139, 2003; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.10699

📜 SIMILAR VOLUMES

A 3-mW concurrent 2.4/5.2-GHz dual-band

A 3-mW concurrent 2.4/5.2-GHz dual-band low-noise amplifier for WLAN applications in 0.18-μm CMOS technology

✍ Tai-Hsing Lee; Yo-Sheng Lin 📂 Article 📅 2004 🏛 John Wiley and Sons 🌐 English ⚖ 249 KB

## Abstract A concurrent 2.4/5.2‐GHz dual‐band monolithic low‐noise amplifier implemented with a 0.18‐μm mixed‐signal CMOS technology is reported for the first time. This LNA only consumed 3‐mW power, and achieved minimum noise figures of 3.3 and 3.26 dB and 2.4 and 5.2 GHz, respectively. Input and

A K-band low-noise amplifier in 0.18-μm

A K-band low-noise amplifier in 0.18-μm CMOS technology for SUB-1-V operation

✍ Jun-De Jin; Shawn S. H. Hsu 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 174 KB

## Abstract A K‐band low‐noise amplifier (LNA) was realized in a standard 0.18‐μm CMOS technology. The cascaded common‐source configuration of four stages was adopted for low voltage operation and high gain performance. In addition, the gate‐source transformer feedback technique was employed to ach

A 30-GHz 10-dB low noise amplifier using

A 30-GHz 10-dB low noise amplifier using standard 0.18-μm CMOS technology

✍ Hsin-Lung Tu; Tsung-Yu Yang; Kung-Hao Liang; Hwann-Kaeo Chiou 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 192 KB

## Abstract A three‐stage 30‐GHz low noise amplifier (LNA) was designed and fabricated in a standard 0.18‐μm CMOS technology. The LNA has demonstrated a 10‐dB gain and a minimum noise figure of 5.2 dB at 30 GHz. The achieved input 1‐dB compression point (IP~1 dB~) and third order intercept point (I

A 1-V, 6-mA, 3–6 GHz broadband 0.18-μm C

A 1-V, 6-mA, 3–6 GHz broadband 0.18-μm CMOS low-noise amplifier for UWB receiver

✍ C.-P. Chang; C.-C. Yen; H.-R. Chuang 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 346 KB

## Abstract A 3–6 GHz broadband CMOS single‐ended LNA fabricated with the 0.18 μm 1P6M process for UWB and WLAN receiver is presented. Due to its noncascode circuit architecture, the proposed LNA can operate under 1V supply voltage and 6mA current consumption. In the UWB low band (3.1–5.15 GHz), th

A 74%, 1.56–2.71 GHz, wide-tunable LC-tu

A 74%, 1.56–2.71 GHz, wide-tunable LC-tuned VCO in 0.35-μm CMOS technology

✍ Seung-Min Oh; Chang-Wan Kim; Sang-Gug Lee 📂 Article 📅 2003 🏛 John Wiley and Sons 🌐 English ⚖ 95 KB

## Abstract A wide‐tuning monolithic LC‐tuned VCO is presented. The proposed VCO accomplishes wide tuning by utilizing binary weighted switched varactor combinations operating at minimum or maximum value, in addition to a linearly varying interpolation varactor. Measurements show 74% of tuning at a

A fully integrated 5.2-GHz single-ended-

A fully integrated 5.2-GHz single-ended-in and single-ended-out 0.18-μm CMOS Gilbert upconverter

✍ C. C. Meng; M. Q. Lin; G. W. Huang 📂 Article 📅 2004 🏛 John Wiley and Sons 🌐 English ⚖ 110 KB

## Abstract A monolithic 5.2‐GHz single‐ended‐in and single‐ended‐out Gilbert upconverter with balanced operation is demonstrated using 0.18‐μm deep n‐well CMOS technology. The fully matched Gilbert upconverter has conversion gain of −11.5 dB and OP~1dB~ of −19 dBm when input IF = 300 MHz, LO = 4.9