## Abstract A three‐stage 30‐GHz low noise amplifier (LNA) was designed and fabricated in a standard 0.18‐μm CMOS technology. The LNA has demonstrated a 10‐dB gain and a minimum noise figure of 5.2 dB at 30 GHz. The achieved input 1‐dB compression point (IP~1 dB~) and third order intercept point (I
A K-band low-noise amplifier in 0.18-μm CMOS technology for SUB-1-V operation
✍ Scribed by Jun-De Jin; Shawn S. H. Hsu
- Publisher
- John Wiley and Sons
- Year
- 2009
- Tongue
- English
- Weight
- 174 KB
- Volume
- 51
- Category
- Article
- ISSN
- 0895-2477
No coin nor oath required. For personal study only.
✦ Synopsis
Abstract
A K‐band low‐noise amplifier (LNA) was realized in a standard 0.18‐μm CMOS technology. The cascaded common‐source configuration of four stages was adopted for low voltage operation and high gain performance. In addition, the gate‐source transformer feedback technique was employed to achieve a low noise figure (NF), which also enabled a single power supply operation and without using any resistive components. Under a supply voltage of only 0.8 V and a DC power consumption P~DC~ of 12.6 mW, the measured gain and NF are 14.5 and 5.3 dB at 21 GHz, respectively. © 2009 Wiley Periodicals, Inc. Microwave Opt Technol Lett 51: 2202–2204, 2009; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.24530
📜 SIMILAR VOLUMES
## Abstract A 1.2‐V fully integrated 0.35‐μm inductively degenerated common source CMOS low‐noise amplifier has been demonstrated at 2.4 GHz in this paper. A simple common source configuration can be operated at lower voltage and has lower output impedance when compared with a conventional high out
## Abstract A concurrent 2.4/5.2‐GHz dual‐band monolithic low‐noise amplifier implemented with a 0.18‐μm mixed‐signal CMOS technology is reported for the first time. This LNA only consumed 3‐mW power, and achieved minimum noise figures of 3.3 and 3.26 dB and 2.4 and 5.2 GHz, respectively. Input and
## Abstract A band‐selected 3.1–30.1 GHz CMOS distributed amplifier (DA) for extended UWB application is presented in this article. The proposed circuit was designed and fabricated with a 0.18‐μm CMOS technology. This circuit uses a sharpening technique to improve the frequency response from low‐pa
## Abstract A 3–6 GHz broadband CMOS single‐ended LNA fabricated with the 0.18 μm 1P6M process for UWB and WLAN receiver is presented. Due to its noncascode circuit architecture, the proposed LNA can operate under 1V supply voltage and 6mA current consumption. In the UWB low band (3.1–5.15 GHz), th
## Abstract A K‐band single balanced mixer for ultra‐wideband radar using a 0.18‐μm CMOS technology is presented. The designed mixer was applied to LC ladder matching technique on RF port and Marchand type balun with slot pattern ground on LO port for wideband operation, respectively. The mixer ach