𝔖 Bobbio Scriptorium
✦   LIBER   ✦

23-GHz low-noise amplifier using parallel feedback in 0.18-μm CMOS

✍ Scribed by B. M. Frank; M. M. Hossain; Y. M. M. Antar


Publisher
John Wiley and Sons
Year
2005
Tongue
English
Weight
120 KB
Volume
45
Category
Article
ISSN
0895-2477

No coin nor oath required. For personal study only.

✦ Synopsis


Abstract

A three‐stage low‐noise amplifier (LNA) fabricated in a standard 0.18‐μm CMOS process (f~T~ = 45 GHz) with a maximum gain of 18 dB at 23.2 GHz and a 5.8‐dB noise figure is presented. Parallel feedback between the gate and drain is used in all three stages. This configuration also provides much better linearity than other LNAs presented by resonating out the effect of C~gd~. The amplifier has an output‐referred 3^rd^‐order intercept of 10 dBm, and a 3‐dB bandwidth of approximately 1 GHz. This paper demonstrates that parallel feedback is a viable technique for the design of 20+‐GHz CMOS LNAs. © 2005 Wiley Periodicals, Inc. Microwave Opt Technol Lett 45: 309–312, 2005; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.20806


📜 SIMILAR VOLUMES


A 30-GHz 10-dB low noise amplifier using
✍ Hsin-Lung Tu; Tsung-Yu Yang; Kung-Hao Liang; Hwann-Kaeo Chiou 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 192 KB

## Abstract A three‐stage 30‐GHz low noise amplifier (LNA) was designed and fabricated in a standard 0.18‐μm CMOS technology. The LNA has demonstrated a 10‐dB gain and a minimum noise figure of 5.2 dB at 30 GHz. The achieved input 1‐dB compression point (IP~1 dB~) and third order intercept point (I

Ka-band 0.18 μm CMOS low noise amplifier
✍ Win-Ming Chang; Zi-Hao Hsiung; Christina F. Jou 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 220 KB

## Abstract A Ka‐band low noise amplifier (LNA) using three cascaded stages was designed and implemented in a standard 0.18 μm CMOS technology. The fabricated Ka‐band LNA achieves power gain (S21) above 12 dB from 30 to 32 GHz and a minimal noise figure of 5.2 dB at 31.5 GHz. The three cascaded sta

A 1-V, 6-mA, 3–6 GHz broadband 0.18-μm C
✍ C.-P. Chang; C.-C. Yen; H.-R. Chuang 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 346 KB

## Abstract A 3–6 GHz broadband CMOS single‐ended LNA fabricated with the 0.18 μm 1P6M process for UWB and WLAN receiver is presented. Due to its noncascode circuit architecture, the proposed LNA can operate under 1V supply voltage and 6mA current consumption. In the UWB low band (3.1–5.15 GHz), th

A 1.2-V fully integrated 2.4-GHz low-noi
✍ C. C. Meng; M. H. Chiang; T. H. Wu 📂 Article 📅 2002 🏛 John Wiley and Sons 🌐 English ⚖ 314 KB

## Abstract A 1.2‐V fully integrated 0.35‐μm inductively degenerated common source CMOS low‐noise amplifier has been demonstrated at 2.4 GHz in this paper. A simple common source configuration can be operated at lower voltage and has lower output impedance when compared with a conventional high out

A 5.2-GHz low-power VCO in 0.18-μm CMOS
✍ Sheng-Lyang Jang; Kuan-Chun Shen; Cheng-Chen Liu 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 349 KB

## Abstract A 5.2 GHz, 0.43 V voltage‐controlled oscillator (VCO) is designed and implemented in a 0.18 μm CMOS 1P6M process. The designed circuit topology consists of two parallel LC resonators in series with the gates of negative differential resistance transistors. At the supply voltage of 0.43

A 3-mW concurrent 2.4/5.2-GHz dual-band
✍ Tai-Hsing Lee; Yo-Sheng Lin 📂 Article 📅 2004 🏛 John Wiley and Sons 🌐 English ⚖ 249 KB

## Abstract A concurrent 2.4/5.2‐GHz dual‐band monolithic low‐noise amplifier implemented with a 0.18‐μm mixed‐signal CMOS technology is reported for the first time. This LNA only consumed 3‐mW power, and achieved minimum noise figures of 3.3 and 3.26 dB and 2.4 and 5.2 GHz, respectively. Input and