✦ LIBER ✦

A 5.2-GHz low-power VCO in 0.18-μm CMOS process

✍ Scribed by Sheng-Lyang Jang; Kuan-Chun Shen; Cheng-Chen Liu

Publisher: John Wiley and Sons
Year: 2009
Tongue: English
Weight: 349 KB
Volume: 51
Category: Article
ISSN: 0895-2477
DOI: 10.1002/mop.24216

No coin nor oath required. For personal study only.

✦ Synopsis

Abstract

A 5.2 GHz, 0.43 V voltage‐controlled oscillator (VCO) is designed and implemented in a 0.18 μm CMOS 1P6M process. The designed circuit topology consists of two parallel LC resonators in series with the gates of negative differential resistance transistors. At the supply voltage of 0.43 V, the output phase noise of the VCO is −116d Bc/Hz at 1 MHz offset frequency from the carrier frequency of 5.3 GHz, and the figure of merit is −187.8dBc/Hz. Total VCO core power consumption is 1.83 mW. Tuning range is about 710 MHz, from 5.54 to 4.83 GHz, whereas the control voltage was tuned from 0 to 1.2 V. © 2009 Wiley Periodicals, Inc. Microwave Opt Technol Lett 51: 1052–1055, 2009; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.24216

📜 SIMILAR VOLUMES

A 0.6-V low-power armstrong VCO in 0.18

A 0.6-V low-power armstrong VCO in 0.18 μm CMOS

✍ Cheng-Chen Liu; Sheng-Lyang Jang; Jhao-Jhang Chen; Miin-Horng Juang 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 303 KB

## Abstract A low‐power differential voltage‐controlled oscillator (VCO) is proposed and implemented in a 0.18 μm CMOS 1P6M process. It consists of two single‐ended Armstrong oscillators via cross‐coupled transistors to obtain a differential output. At the supply voltage of 0.6 V, the output phase

A 24-GHz VCO using active FET frequency

A 24-GHz VCO using active FET frequency doubler in 0.18-μm CMOS technology

✍ X.-S. Chen; Y.-T. Chen; C.-L. Lu; H.-R. Chuang 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 429 KB

## Abstract In this article, a 24‐GHz VCO composed of a 12‐GHz VCO and an active frequency doubler is presented. This work is implemented by using the 0.18‐μm 1P6M CMOS process. The VCO and active frequency doubler with a 1.5 V supply consume 30 mA. The phase noise of measurement is −107.5 dBc/Hz a

A 17 GHZ colpitts VCO using reverse- and

A 17 GHZ colpitts VCO using reverse- and forward-biased diode tuning in 0.18 μm CMOS

✍ Chuang-Jen Huang; Ching-Wen Hsue; Cheng-Chen Liu; Sheng-Lyang Jang 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 239 KB

## Abstract A 17 GHz complementary Colpitts voltage‐controlled oscillator (VCO) is designed and implemented in a 0.18 μm CMOS 1P6M process. The drain‐body diode of MOSFET is used as the varactor. The VCO consists of two single‐ended complementary Colpitts LC‐tank VCOs coupled by a pair of capacitor

A 2-mW low-power 0.13-μm CMOS VCO and LO

A 2-mW low-power 0.13-μm CMOS VCO and LO generator for GPS applications

✍ Young-Jin Kim; Dong-Hyun Beak 📂 Article 📅 2008 🏛 John Wiley and Sons 🌐 English ⚖ 337 KB

## Abstract A low‐power GPS local generator using a 0.13‐μm CMOS process is presented. The complementary CMOS VCO, whose power consumption is about 0.6 mW, achieves the wide tuning range of 700 MHz and phase noise of −116 to −120 dBc/Hz at 1‐MHz frequency offset. To lower VCO gain and increase tuna

23-GHz low-noise amplifier using paralle

23-GHz low-noise amplifier using parallel feedback in 0.18-μm CMOS

✍ B. M. Frank; M. M. Hossain; Y. M. M. Antar 📂 Article 📅 2005 🏛 John Wiley and Sons 🌐 English ⚖ 120 KB

## Abstract A three‐stage low‐noise amplifier (LNA) fabricated in a standard 0.18‐μm CMOS process (__f__~__T__~ = 45 GHz) with a maximum gain of 18 dB at 23.2 GHz and a 5.8‐dB noise figure is presented. Parallel feedback between the gate and drain is used in all three stages. This configuration als

A 1.5-V 0.25-μm CMOS up-converter for 3–

A 1.5-V 0.25-μm CMOS up-converter for 3–5 GHz low-power WPANs

✍ Giuseppina Sapone; Giuseppe Palmisano 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 171 KB

## Abstract In this article, the measured performance of a 3–5 GHz low‐power up‐converter is presented. The circuit is based on a current‐reuse topology with resistive load. It was implemented in a standard low‐cost 0.25‐μm CMOS technology. The up‐converter achieves a 3.8‐dB power gain, an output 1