Isolation design comparisons for 0.5 μm CMOS technology using SILO process
✍ Scribed by G. Guegan; S. Deleonibus; M. Lerme; J.P. Blanc
- Publisher
- Elsevier Science
- Year
- 1992
- Tongue
- English
- Weight
- 298 KB
- Volume
- 19
- Category
- Article
- ISSN
- 0167-9317
No coin nor oath required. For personal study only.
📜 SIMILAR VOLUMES
## Abstract Two 2.4‐GHz fully integrated CMOS low‐noise amplifiers (LNA) have been designed in a 0.25‐μm CMOS process. Design procedure and simulation results are presented in this paper. In the design of differential LNA, a novel idea is proposed so that the die area can be greatly reduced. © 2003
A compact temperature sensor using lateral p-n-p bipolar transistors has been fabricated and tested in a standard 1.0#m digital n-well CMOS process. Like their n-p-n counterparts in p-well processes, these lateral p-n-p devices exhibit good lateral /3. The accuracy of the temperature sensor is close
## Abstract A fully integrated ultrawideband (UWB) bipolar cascode with metal oxide semiconductor field effect transistor (BiFET) mixer using standard commercial 0.35‐μm silicon germanium bipolar complementary metal oxide semiconductor technology was first proposed and fabricated in this study. Thi