𝔖 Bobbio Scriptorium
✦   LIBER   ✦

A fully scaled 0.5μm CMOS process for fast random logic

✍ Scribed by M. Lerme; G. Guegan; S. Deléonibus; F. Martin; M. Heitzmann; F. Vinet; C. Jaffard; M. Belleville; M. Guerin; G. Reimbold; C. Leroux

Publisher
Elsevier Science
Year
1991
Tongue
English
Weight
170 KB
Volume
15
Category
Article
ISSN
0167-9317

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 5.2-GHz low-power VCO in 0.18-μm CMOS
A 5.2-GHz low-power VCO in 0.18-μm CMOS process
✍ Sheng-Lyang Jang; Kuan-Chun Shen; Cheng-Chen Liu 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 349 KB

## Abstract A 5.2 GHz, 0.43 V voltage‐controlled oscillator (VCO) is designed and implemented in a 0.18 μm CMOS 1P6M process. The designed circuit topology consists of two parallel LC resonators in series with the gates of negative differential resistance transistors. At the supply voltage of 0.43

A fully integrated 5.2-GHz single-ended-
A fully integrated 5.2-GHz single-ended-in and single-ended-out 0.18-μm CMOS Gilbert upconverter
✍ C. C. Meng; M. Q. Lin; G. W. Huang 📂 Article 📅 2004 🏛 John Wiley and Sons 🌐 English ⚖ 110 KB

## Abstract A monolithic 5.2‐GHz single‐ended‐in and single‐ended‐out Gilbert upconverter with balanced operation is demonstrated using 0.18‐μm deep n‐well CMOS technology. The fully matched Gilbert upconverter has conversion gain of −11.5 dB and OP~1dB~ of −19 dBm when input IF = 300 MHz, LO = 4.9