✦ LIBER ✦

Interfacial layer optimization of high-k/metal gate stacks for low temperature processing

✍ Scribed by Barry P. Linder; Vijay Narayanan; Eduard A. Cartier

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Improved high-temperature etch processin

✍ J. Paul; V. Beyer; M. Czernohorsky; M.F. Beug; K. Biedermann; M. Mildner; P. Mic 📂 Article 📅 2010 🏛 Elsevier Science 🌐 English ⚖ 557 KB

Integrated processing of stacked-gate he

✍ V. Misra; S. Hattangady; X-L Xu; M.J. Watkins; B. Hornung; G. Lucovsky; J.J. Wor 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 502 KB

Application of combinatorial methodologi

✍ M.L. Green; K.-S. Chang; S. DeGendt; T. Schram; J. Hattrick-Simpers 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 814 KB

Thickness optimization of the TiN metal

✍ Sang Ho Bae; Seung-Chul Song; KiSik Choi; Gennadi Bersuker; George A. Brown; Dim 📂 Article 📅 2006 🏛 Elsevier Science 🌐 English ⚖ 175 KB

Process damage-free damascene metal gate

✍ Ralf Endres; Yordan Stefanov; Frank Wessely; Florian Zaunert; Udo Schwalke 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 962 KB

Impact of high-κ and SiO2 interfacial la

✍ P. Srinivasan; B.P. Linder; V. Narayanan; D. Misra; E. Cartier 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 357 KB