𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Differential Tx amplifier at 24 GHz in 0.13-μm CMOS technology

✍ Scribed by Angelos Alexanian; Frederic Carrez

Publisher
John Wiley and Sons
Year
2009
Tongue
English
Weight
335 KB
Volume
51
Category
Article
ISSN
0895-2477

No coin nor oath required. For personal study only.

✦ Synopsis

Abstract

A 24 GHz Tx output stage with driver was designed and fabricated in 0.13‐μm CMOS process. Load impedances were chosen for maximizing output power while limiting voltage swing for improved reliability. Measured small signal gain is 19 dB. Measured output power is 13.6 dBm (PAE 17.2%) at 13.4 dB large signal gain. © 2008 Wiley Periodicals, Inc. Microwave Opt Technol Lett 51: 532–536, 2009; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.24074

📜 SIMILAR VOLUMES

A single-chip 24-GHz differential I/Q re
A single-chip 24-GHz differential I/Q receiver in 0.18-μm CMOS technology
✍ Chi-Chen Chen; Chuan-Wei Tsou; Yo-Sheng Lin 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 937 KB

## Abstract This article describes a monolithic complementary metal‐oxide‐semiconductor field‐effect‐transistor (CMOS) direct‐conversion receiver (DCR) comprising a low‐noise amplifier, two sub‐harmonic mixers (SHMs), three miniature quadrature couplers (QCs), three miniature baluns, and two interm

A low-power 63-GHz CMOS direct injection
A low-power 63-GHz CMOS direct injection-locked frequency divider in 0.13-μm CMOS technology
✍ Wei-Lun Hsu; Chang-Zhi Chen; Yo-Sheng Lin 📂 Article 📅 2008 🏛 John Wiley and Sons 🌐 English ⚖ 564 KB

## Abstract A low‐power 63‐GHz (V‐band) direct injection‐locked frequency‐divider (ILFD) using standard 0.13‐μm CMOS technology is reported. To reduce power consumption and enhance locking range, a PMOS switch directly coupled to the LC tank (output) of the ILFD is used to replace the traditional t

A band selected 3.1–30.1 GHz distributed
A band selected 3.1–30.1 GHz distributed amplifier in 0.18-μm CMOS technology
✍ Wu-Shiung Feng; Chien-Cheng Wei; Hui-Chen Hsu; Chia-Hsun Chen; Prasenjit Chatter 📂 Article 📅 2011 🏛 John Wiley and Sons 🌐 English ⚖ 335 KB

## Abstract A band‐selected 3.1–30.1 GHz CMOS distributed amplifier (DA) for extended UWB application is presented in this article. The proposed circuit was designed and fabricated with a 0.18‐μm CMOS technology. This circuit uses a sharpening technique to improve the frequency response from low‐pa

A 30-GHz 10-dB low noise amplifier using
A 30-GHz 10-dB low noise amplifier using standard 0.18-μm CMOS technology
✍ Hsin-Lung Tu; Tsung-Yu Yang; Kung-Hao Liang; Hwann-Kaeo Chiou 📂 Article 📅 2007 🏛 John Wiley and Sons 🌐 English ⚖ 192 KB

## Abstract A three‐stage 30‐GHz low noise amplifier (LNA) was designed and fabricated in a standard 0.18‐μm CMOS technology. The LNA has demonstrated a 10‐dB gain and a minimum noise figure of 5.2 dB at 30 GHz. The achieved input 1‐dB compression point (IP~1 dB~) and third order intercept point (I

A low power 20-GHz low-noise amplifier f
A low power 20-GHz low-noise amplifier fabricated using 0.18-μm CMOS technology
✍ J.-X. Liu; H.-C. Kuo; Y.-K. Chu; J.-F. Yeh; H.-R. Chuang 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 536 KB

## Abstract A 20‐GHz CMOS low‐noise amplifier (LNA) fabricated with the 0.18 μm process is presented. This two‐stage cascaded common source LNA exhibits low power consumption with a satisfying performance such as overall gain and noise figure (NF). The measurement is performed on‐wafer. The 20‐GHz

A 24-GHz VCO using active FET frequency
A 24-GHz VCO using active FET frequency doubler in 0.18-μm CMOS technology
✍ X.-S. Chen; Y.-T. Chen; C.-L. Lu; H.-R. Chuang 📂 Article 📅 2009 🏛 John Wiley and Sons 🌐 English ⚖ 429 KB

## Abstract In this article, a 24‐GHz VCO composed of a 12‐GHz VCO and an active frequency doubler is presented. This work is implemented by using the 0.18‐μm 1P6M CMOS process. The VCO and active frequency doubler with a 1.5 V supply consume 30 mA. The phase noise of measurement is −107.5 dBc/Hz a