𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Diagnostic simulation of stuck-at faults in combinational circuits

✍ Scribed by Sreejit Chakravarty; Yiming Gong; Srikanth Venkataraman

Publisher
Springer US
Year
1996
Tongue
English
Weight
769 KB
Volume
8
Category
Article
ISSN
0923-8174

No coin nor oath required. For personal study only.

✦ Synopsis

Two faults are said to be equivalent, with respect to a test set T, iff they cannot be distinguished by any test in T. The sizes of the corresponding equivalence classes of faults are used as a basis for comparing the diagnostic capability of two given test sets. A novel algorithm, called "multiway list splitting", for computing the Equivalence Classes of stuck-at faults, in combinational (full scan) circuits, with respect to a given test set is presented. Experimental results presented show the algorithm to be more efficient than previously known algorithms based on decision diagrams and diagnosibility matrix.

πŸ“œ SIMILAR VOLUMES

A method of diagnosing single stuck-at f
A method of diagnosing single stuck-at faults in combinational circuits
✍ Teruhiko Yamada; Yoshiyuki Nakamura πŸ“‚ Article πŸ“… 1992 πŸ› John Wiley and Sons 🌐 English βš– 618 KB

## Abstract A new method is proposed to diagnose single stuck‐at faults in combinational circuits. In this method, based on the operations of the nonfaulty circuit, first the possible faulty paths are examined from the primary outputs, at which errors have been observed, toward the primary inputs t

Modeling and testing for stuck faults in
Modeling and testing for stuck faults in BiCMOS combinational circuits
✍ Asad A. Ismaeel; Rakesh Bhatnagar πŸ“‚ Article πŸ“… 1997 πŸ› Elsevier Science 🌐 English βš– 968 KB

A transistor level model and a testing methodology are presented for BiCMOS circuits. The model fully describes the functional (logical) grad parametric behavior of the 13iCMOS circuits in the presence of transistor stuck faults. Tile model employs the logic transistor function (LTF). The LTF descri