๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Modeling and testing for stuck faults in pseudo nMOS combinational circuits

โœ Scribed by Asad A. Ismaeel; Rakesh Bhatnagar

Publisher
Elsevier Science
Year
1996
Tongue
English
Weight
530 KB
Volume
36
Category
Article
ISSN
0026-2714

No coin nor oath required. For personal study only.

๐Ÿ“œ SIMILAR VOLUMES

An algorithm to generate complete test s
An algorithm to generate complete test sets for stuck-at faults in combinational logic circuits
โœ Leonard J. Tung; David V. Kerns ๐Ÿ“‚ Article ๐Ÿ“… 1988 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 581 KB

A new algorithm to generate test sets for stuck-at faults in combinational logic circuits via fault simulation is presented. The algorithm is non-path-sensitizing, non-pathtracing and can be easily implemented on a computer. The stuck-at fault model in the algorithm is developed using the component

An algorithm for stuck-at fault coverage
An algorithm for stuck-at fault coverage analysis of combinational and sequential logic circuits
โœ Leonard J. Tung ๐Ÿ“‚ Article ๐Ÿ“… 1989 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 726 KB

An algorithm for stuck-at fault coverage analysis of digital logic circuits is presented. Based on a recently developed stuck-at fault model, the algorithm determines the effectiveness of a given test input set. The algorithm is applicable for studying sequential logic circuits, as well as combinati