✦ LIBER ✦

A stuck fault model for dynamic CMOS combinational circuits

✍ Scribed by Asad A. Ismaeel

Publisher: Elsevier Science
Year: 1991
Tongue: English
Weight: 792 KB
Volume: 31
Category: Article
ISSN: 0026-2714
DOI: 10.1016/0026-2714(91)90228-y

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Modeling for stuck faults in cmos non-th

Modeling for stuck faults in cmos non-threshold logic (NTL) combinational circuits

✍ Asad A. Ismaeel; Rakesh Bhatnagar 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 530 KB

Stuck fault test generation for dynamic

Stuck fault test generation for dynamic CMOS

✍ Asad A. Ismaeel 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 573 KB

A transistor fault model for nMOS combin

A transistor fault model for nMOS combinational circuits

✍ Asad A. Ismaeel 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 539 KB

Modeling and testing for stuck faults in

Modeling and testing for stuck faults in pseudo nMOS combinational circuits

✍ Asad A. Ismaeel; Rakesh Bhatnagar 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 530 KB

An algorithm for stuck-at fault coverage

An algorithm for stuck-at fault coverage analysis of combinational and sequential logic circuits

✍ Leonard J. Tung 📂 Article 📅 1989 🏛 Elsevier Science 🌐 English ⚖ 726 KB

An algorithm for stuck-at fault coverage analysis of digital logic circuits is presented. Based on a recently developed stuck-at fault model, the algorithm determines the effectiveness of a given test input set. The algorithm is applicable for studying sequential logic circuits, as well as combinati

A computer-aided technique for fault det

A computer-aided technique for fault detection in combinational circuits

✍ Suresh Rai; Rajiv Jain 📂 Article 📅 1987 🏛 Elsevier Science 🌐 English ⚖ 214 KB