✦ LIBER ✦

A Program for Device Model Parameter Extraction from Gate Capacitance and Current of Ultrathin and High- Gate Stacks

✍ Scribed by Fei Li; Register, L.F.; Hasan, M.M.; Banerjee, S.K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Accumulation gate capacitance of MOS dev

✍ Islam, A.E.; Haque, A. 📂 Article 📅 2006 🏛 IEEE 🌐 English ⚖ 304 KB

Modeling study of ultrathin gate oxides

✍ Yang, N.; Henson, W.K.; Hauser, J.R.; Wortman, J.J. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 168 KB

Impact of interfacial layer and transiti

✍ Yang-Yu Fan; Qi Xiang; An, J.; Register, L.F.; Banerjee, S.K. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 497 KB

Comparison of Modeling Approaches for th

✍ Palestri, P.; Barin, N.; Brunel, D.; Busseret, C.; Campera, A.; Childs, P. A.; D 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 274 KB

Modeling of Tunnelling Currents in Hf-Ba

✍ Campera, A.; Iannaccone, G.; Crupi, F. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 314 KB

A Unified Model for Gate Capacitance–Vol

✍ Bindu, B..; DasGupta, N..; DasGupta, A.. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 199 KB