## Abstract This article proposes a CMOS LC‐tank injection locked frequency tripler (ILFT) fabricated in 0.13 μm CMOS process and describes the circuit design, operation principle and measurement results of the ILFT.The differential input/output ILFT circuit is realized with a first‐harmonic inject
A dual-resonance injection-locked frequency doubler in 0.18 μm CMOS technology
✍ Scribed by Sheng-Lyang Jang; Chia-Wei Chang; Chong-Wei Huang; Ching-Wen Hsue
- Publisher
- John Wiley and Sons
- Year
- 2011
- Tongue
- English
- Weight
- 577 KB
- Volume
- 54
- Category
- Article
- ISSN
- 0895-2477
No coin nor oath required. For personal study only.
✦ Synopsis
Abstract
This article proposes a dual‐resonance CMOS LC‐tank injection‐locked frequency doubler (ILFD) fabricated in the 0.18 μm CMOS process and describes the circuit design, operation principle, and measurement results of the ILFD. The ILFD circuit is composed of a dual‐resonance first‐harmonic injection‐locked oscillator with dual‐injection ports, a wide‐band frequency doubler, and a transformer balun. At the supply voltage of 0.7 V, the dc power consumption is 5.39 mW. At the incident power of 0 dBm, the ILFD has high/low operation range from the incident frequency 3.9/1.7 to 6.1/2 GHz to provide a dual‐band signal source with the frequency 7.8/3.4–12.2/4 GHz. © 2011 Wiley Periodicals, Inc. Microwave Opt Technol Lett 54:193–196, 2012; View this article online at wileyonlinelibrary.com. DOI 10.1002/mop.26501
📜 SIMILAR VOLUMES
## Abstract In this article, a 24‐GHz VCO composed of a 12‐GHz VCO and an active frequency doubler is presented. This work is implemented by using the 0.18‐μm 1P6M CMOS process. The VCO and active frequency doubler with a 1.5 V supply consume 30 mA. The phase noise of measurement is −107.5 dBc/Hz a
## Abstract A low‐power 63‐GHz (V‐band) direct injection‐locked frequency‐divider (ILFD) using standard 0.13‐μm CMOS technology is reported. To reduce power consumption and enhance locking range, a PMOS switch directly coupled to the LC tank (output) of the ILFD is used to replace the traditional t
## Abstract This letter proposes a divide‐by‐3 frequency divider employing the linear mixer topology; the divider was fabricated in the 0.35‐μm CMOS 2P4M CMOS technology. The divider consists of an nMOS cross‐coupled LC oscillator and two injection MOSFETs in series with the cross‐coupled nMOSFETs.
## Abstract A fourth order resonator has been implemented to design an injection locked frequency divider (ILFD) implemented in a 0.35‐μm SiGe 3P3M BiCMOS process. The ILFD is realized with a cross‐coupled HBT LC‐tank oscillator with switched varactor bias for frequency band selection. The LC tank
## Abstract A high operation frequency multimodulus injection locked frequency divider (ILFD) has been proposed and it is based on a cross‐coupled voltage‐controlled oscillator with the parallel‐injection heterojunction bipolar transistors (HBTs), and was fabricated in the 0.35 μm silicon‐germanium