## Abstract This article proposes a dual‐resonance CMOS LC‐tank injection‐locked frequency doubler (ILFD) fabricated in the 0.18 μm CMOS process and describes the circuit design, operation principle, and measurement results of the ILFD. The ILFD circuit is composed of a dual‐resonance first‐harmoni
Injection-locked frequency tripler with series-tuned resonator in 0.13 μm CMOS technology
✍ Scribed by Sheng-Lyang Jang; Jhao-Jhang Chen; Cheng-Chen Liu; Miin-Horng Juang
- Publisher
- John Wiley and Sons
- Year
- 2010
- Tongue
- English
- Weight
- 279 KB
- Volume
- 52
- Category
- Article
- ISSN
- 0895-2477
No coin nor oath required. For personal study only.
✦ Synopsis
Abstract
This article proposes a CMOS LC‐tank injection locked frequency tripler (ILFT) fabricated in 0.13 μm CMOS process and describes the circuit design, operation principle and measurement results of the ILFT.The differential input/output ILFT circuit is realized with a first‐harmonic injection‐locked oscillator (ILO) stacked in series on two transconductance amplifiers used as a third harmonic generator. The first‐harmonic ILO with a series‐tuned LC resonator amplifies the signal from the third harmonic generated transconductance amplifier. At the supply voltage of 0.75 V, the free‐running frequency of the ILO is from 9.14 GHz to 9.40 GHz. At the incident power of 0 dBm, the total locking range is from the incident frequency 2.95 GHz to 3.43 GHz. © 2010 Wiley Periodicals, Inc. Microwave Opt Technol Lett 52: 1107–1110, 2010; Published online in Wiley InterScience (www.interscience.wiley.com). DOI 10.1002/mop.25101
📜 SIMILAR VOLUMES
## Abstract A low‐power 63‐GHz (V‐band) direct injection‐locked frequency‐divider (ILFD) using standard 0.13‐μm CMOS technology is reported. To reduce power consumption and enhance locking range, a PMOS switch directly coupled to the LC tank (output) of the ILFD is used to replace the traditional t
## Abstract In this article, a 40‐GHz subharmonic Gilbert down‐conversion mixer with an accurate quadrature local oscillator (LO) input is demonstrated using a standard 0.13‐μm CMOS technology. The quadrature‐output frequency divider is realized by injection‐locked oscillators and is used at the LO