✦ LIBER ✦

A 4-Mbit DRAM with 16-bit concurrent ECC

✍ Scribed by Yamada, T.; Kotani, H.; Matsushima, J.; Inoue, M.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 4-Mbit DRAM with half-internal-voltage

✍ Takada, M.; Takeshima, T.; Sakamoto, M.; Shimizu, T.; Abiko, H.; Katoh, T.; Kiku 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 999 KB

A reliable 1-Mbit DRAM with a multi-bit-

✍ Kumanoya, M.; Fujishima, K.; Miyatake, H.; Nishimura, Y.; Saito, K.; Matsukawa, 📂 Article 📅 1985 🏛 IEEE 🌐 English ⚖ 900 KB

A 60-ns 16-Mbit DRAM with a minimized se

✍ Chou, S.; Takano, T.; Kita, A.; Ichikawa, F.; Uesugi, M. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 865 KB

A 60-ns 16-Mbit CMOS DRAM with a transpo

✍ Aoki, M.; Nakagome, Y.; Horiguchi, M.; Tanaka, H.; Ikenaga, S.; Etoh, J.; Kawamo 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 741 KB

An experimental 16-Mbit CMOS DRAM chip w

✍ Watanabe, S.; Oowaki, Y.; Itoh, Y.; Sakui, K.; Numata, K.; Fuse, T.; Kobayashi, 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 764 KB

A 25-ns 4-Mbit CMOS SRAM with dynamic bi

✍ Miyaji, F.; Matsuyama, Y.; Kanaishi, Y.; Senoh, K.; Emori, T.; Hagiwara, Y. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 747 KB