✦ LIBER ✦

A 4-Mbit DRAM with half-internal-voltage bit-line precharge

✍ Scribed by Takada, M.; Takeshima, T.; Sakamoto, M.; Shimizu, T.; Abiko, H.; Katoh, T.; Kikuchi, M.; Takahashi, S.; Sato, Y.; Inoue, Y.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 4-Mbit DRAM with 16-bit concurrent ECC

✍ Yamada, T.; Kotani, H.; Matsushima, J.; Inoue, M. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 624 KB

A 60-ns 16-Mbit DRAM with a minimized se

✍ Chou, S.; Takano, T.; Kita, A.; Ichikawa, F.; Uesugi, M. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 865 KB

A 25-ns 4-Mbit CMOS SRAM with dynamic bi

✍ Miyaji, F.; Matsuyama, Y.; Kanaishi, Y.; Senoh, K.; Emori, T.; Hagiwara, Y. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 747 KB

A 0.5-/spl mu/m, 3-V 1T1C, 1-Mbit FRAM w

✍ Ogiwara, R.; Tanaka, S.; Itoh, Y.; Miyakawa, T.; Takeuchi, Y.; Doumae, S.M.; Tak 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 327 KB