✦ LIBER ✦

A 25-ns 4-Mbit CMOS SRAM with dynamic bit-line loads

✍ Scribed by Miyaji, F.; Matsuyama, Y.; Kanaishi, Y.; Senoh, K.; Emori, T.; Hagiwara, Y.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 14-ns 1-Mbit CMOS SRAM with variable b

✍ Kohno, Y.; Wada, T.; Anami, K.; Kawai, Y.; Yuzuriha, K.; Matsukawa, T.; Kayano, 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 709 KB

A 150 ns 16-Mb CMOS SRAM with interdigit

✍ Matsumiya, M.; Kawashima, S.; Sakata, M.; Ookura, M.; Miyabo, T.; Koga, T.; Itab 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 870 KB

A 5-ns 32 K ×8/×9 bi-CMOS TTL SRAM with

✍ Shigeki Ohbayashi; Toru Shiomi; Ryuichi Matsuo; Tadashi Sumi; Hiroki Honda; Yosh 📂 Article 📅 1994 🏛 John Wiley and Sons 🌐 English ⚖ 843 KB