✦ LIBER ✦

A 150 ns 16-Mb CMOS SRAM with interdigitated bit-line architecture

✍ Scribed by Matsumiya, M.; Kawashima, S.; Sakata, M.; Ookura, M.; Miyabo, T.; Koga, T.; Itabashi, K.; Mizutani, K.; Shimada, H.; Suzuki, N.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 20-ns 4-Mb CMOS SRAM with hierarchical

✍ Hirose, T.; Kuriyama, H.; Murakami, S.; Yuzuriha, K.; Mukai, T.; Tsutsumi, K.; N 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 595 KB

A 16-Mb CMOS SRAM with a 2.3-μm2 single-

✍ Sasaki, K.; Ueda, K.; Takasugi, K.; Toyoshima, H.; Ishibashi, K.; Yamanaka, T.; 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 624 KB

A 25-ns 4-Mbit CMOS SRAM with dynamic bi

✍ Miyaji, F.; Matsuyama, Y.; Kanaishi, Y.; Senoh, K.; Emori, T.; Hagiwara, Y. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 747 KB

A 9-ns 16-Mb CMOS SRAM with offset-compe

✍ Seno, K.; Knorpp, K.; Shu, L.-L.; Teshima, N.; Kihara, H.; Sato, H.; Miyaji, F.; 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 676 KB

A 5-ns 32 K ×8/×9 bi-CMOS TTL SRAM with

✍ Shigeki Ohbayashi; Toru Shiomi; Ryuichi Matsuo; Tadashi Sumi; Hiroki Honda; Yosh 📂 Article 📅 1994 🏛 John Wiley and Sons 🌐 English ⚖ 843 KB

A 12.5-ns 16-Mb CMOS SRAM with common-ce

✍ Ishibashi, K.; Komiyaji, K.; Morita, S.; Aoto, T.; Ikeda, S.; Asayama, K.; Koike 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 744 KB