✦ LIBER ✦

A 9-ns 16-Mb CMOS SRAM with offset-compensated current sense amplifier

✍ Scribed by Seno, K.; Knorpp, K.; Shu, L.-L.; Teshima, N.; Kihara, H.; Sato, H.; Miyaji, F.; Takeda, M.; Sasaki, M.; Tomo, Y.; Chuang, P.T.; Kobayashi, K.

Book ID: 119773876
Publisher: IEEE
Year: 1993
Tongue: English
Weight: 676 KB
Volume: 28
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.245591

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 6-ns 4-Mb CMOS SRAM with offset-voltag

A 6-ns 4-Mb CMOS SRAM with offset-voltage-insensitive current sense amplifiers

✍ Ishibashi, K.; Takasugi, K.; Komiyaji, K.; Toyoshima, H.; Yamanaka, T.; Fukami, 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 701 KB

A 7-ns 140-mW 1-Mb CMOS SRAM with curren

A 7-ns 140-mW 1-Mb CMOS SRAM with current sense amplifier

✍ Sasaki, K.; Ishibashi, K.; Ueda, K.; Komiyaji, K.; Yamanaka, T.; Hashimoto, N.; 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 883 KB

A 6-ns 1-Mb CMOS SRAM with latched sense

A 6-ns 1-Mb CMOS SRAM with latched sense amplifier

✍ Seki, T.; Itoh, E.; Furukawa, C.; Maeno, I.; Ozawa, T.; Sano, H.; Suzuki, N. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 550 KB

A 12.5-ns 16-Mb CMOS SRAM with common-ce

A 12.5-ns 16-Mb CMOS SRAM with common-centroid-geometry-layout sense amplifiers

✍ Ishibashi, K.; Komiyaji, K.; Morita, S.; Aoto, T.; Ikeda, S.; Asayama, K.; Koike 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 744 KB

A 150 ns 16-Mb CMOS SRAM with interdigit

A 150 ns 16-Mb CMOS SRAM with interdigitated bit-line architecture

✍ Matsumiya, M.; Kawashima, S.; Sakata, M.; Ookura, M.; Miyabo, T.; Koga, T.; Itab 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 870 KB

A 23-ns 4-Mb CMOS SRAM with 0.2-μA stand

A 23-ns 4-Mb CMOS SRAM with 0.2-μA standby current

✍ Sasaki, K.; Ishibashi, K.; Shimohigashi, K.; Yamanaka, T.; Moriwake, N.; Honjo, 📂 Article 📅 1990 🏛 IEEE 🌐 English ⚖ 688 KB