✦ LIBER ✦

A 6-ns 1-Mb CMOS SRAM with latched sense amplifier

✍ Scribed by Seki, T.; Itoh, E.; Furukawa, C.; Maeno, I.; Ozawa, T.; Sano, H.; Suzuki, N.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 7-ns 140-mW 1-Mb CMOS SRAM with curren

✍ Sasaki, K.; Ishibashi, K.; Ueda, K.; Komiyaji, K.; Yamanaka, T.; Hashimoto, N.; 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 883 KB

A 6-ns 4-Mb CMOS SRAM with offset-voltag

✍ Ishibashi, K.; Takasugi, K.; Komiyaji, K.; Toyoshima, H.; Yamanaka, T.; Fukami, 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 701 KB

A 9-ns 16-Mb CMOS SRAM with offset-compe

✍ Seno, K.; Knorpp, K.; Shu, L.-L.; Teshima, N.; Kihara, H.; Sato, H.; Miyaji, F.; 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 676 KB

A 2.6-ns wave-pipelined CMOS SRAM with d

✍ Tachibana, S.; Higuchi, H.; Takasugi, K.; Sasaki, K.; Yamanaka, T.; Nakagome, Y. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 441 KB

A 12.5-ns 16-Mb CMOS SRAM with common-ce

✍ Ishibashi, K.; Komiyaji, K.; Morita, S.; Aoto, T.; Ikeda, S.; Asayama, K.; Koike 📂 Article 📅 1994 🏛 IEEE 🌐 English ⚖ 744 KB

A 1.8-ns access, 550-MHz, 4.5-Mb CMOS SR

✍ Nambu, H.; Kanetani, K.; Yamasaki, K.; Higeta, K.; Usami, M.; Fujimura, Y.; Ando 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 194 KB