✦ LIBER ✦

A 2.6-ns wave-pipelined CMOS SRAM with dual-sensing-latch circuits

✍ Scribed by Tachibana, S.; Higuchi, H.; Takasugi, K.; Sasaki, K.; Yamanaka, T.; Nakagome, Y.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 6-ns 1-Mb CMOS SRAM with latched sense

✍ Seki, T.; Itoh, E.; Furukawa, C.; Maeno, I.; Ozawa, T.; Sano, H.; Suzuki, N. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 550 KB

A 6-ns 4-Mb CMOS SRAM with offset-voltag

✍ Ishibashi, K.; Takasugi, K.; Komiyaji, K.; Toyoshima, H.; Yamanaka, T.; Fukami, 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 701 KB

[IEEE 2004 IEE Radio Frequency Integrate

✍ Banbury, D.R.; Fayyaz, N.; Safavi-Naeini, S.; Nikneshan, S. 📂 Article 📅 2004 🏛 IEEE ⚖ 246 KB