✦ LIBER ✦

A 1.8-ns access, 550-MHz, 4.5-Mb CMOS SRAM

✍ Scribed by Nambu, H.; Kanetani, K.; Yamasaki, K.; Higeta, K.; Usami, M.; Fujimura, Y.; Ando, K.; Kusunoki, T.; Yamaguchi, K.; Homma, N.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 550-ps access 900-MHz 1-Mb ECL-CMOS SR

✍ Nambu, H.; Kanetani, K.; Yamasaki, K.; Higeta, K.; Usami, M.; Nishiyama, M.; Ohh 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 395 KB

Power reduction techniques for a 1-Mb EC

✍ Ohhata, K.; Arakawa, F.; Kusunoki, T.; Nambu, H.; Kanetani, K.; Yamasaki, K.; Hi 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 554 KB

A 1.5-ns access time, 78-μm2 memory-cell

✍ Yamaguchi, K.; Nambu, H.; Kanetani, K.; Idei, Y.; Homma, N.; Hiramoto, T.; Tamba 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 914 KB

Virtual-ground sensing techniques for a

✍ Le, B.Q.; Achter, M.; Chin Ghee Chng; Xin Guo; Cleveland, L.; Pau-Ling Chen; Van 📂 Article 📅 2004 🏛 IEEE 🌐 English ⚖ 866 KB

A 1 ns, 1 W, 2.5 V, 32 Kb NTL-CMOS SRAM

✍ Okamura, H.; Toyoshima, H.; Takeda, K.; Oguri, T.; Nakamura, S.; Takada, M.; Ima 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 959 KB

[IEEE 19th International Conference on V

✍ Banik, S.; Gangopadhyay, D.; Bhattacharyya, T.K. 📂 Article 📅 2006 🏛 IEEE ⚖ 447 KB