✦ LIBER ✦

A 550-ps access 900-MHz 1-Mb ECL-CMOS SRAM

✍ Scribed by Nambu, H.; Kanetani, K.; Yamasaki, K.; Higeta, K.; Usami, M.; Nishiyama, M.; Ohhata, K.; Arakawa, F.; Kusunoki, T.; Yamaguchi, K.; Hotta, A.; Homma, N.

Book ID: 119775630
Publisher: IEEE
Year: 2000
Tongue: English
Weight: 395 KB
Volume: 35
Category: Article
ISSN: 0018-9200
DOI: 10.1109/4.859505

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Power reduction techniques for a 1-Mb EC

Power reduction techniques for a 1-Mb ECL-CMOS SRAM with an access time of 550 ps and an operating frequency of 900 MHz

✍ Ohhata, K.; Arakawa, F.; Kusunoki, T.; Nambu, H.; Kanetani, K.; Yamasaki, K.; Hi 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 554 KB

A 1.8-ns access, 550-MHz, 4.5-Mb CMOS SR

A 1.8-ns access, 550-MHz, 4.5-Mb CMOS SRAM

✍ Nambu, H.; Kanetani, K.; Yamasaki, K.; Higeta, K.; Usami, M.; Fujimura, Y.; Ando 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 194 KB

A 0.65-ns, 72-kb ECL-CMOS RAM macro for

A 0.65-ns, 72-kb ECL-CMOS RAM macro for a 1-Mb SRAM

✍ Nambu, H.; Kanetani, K.; Idei, Y.; Masuda, T.; Higeta, K.; Ohayashi, M.; Usami, 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 861 KB

A soft-error-immune 0.9-ns 1.15-Mb ECL-C

A soft-error-immune 0.9-ns 1.15-Mb ECL-CMOS SRAM with 30-ps 120 k logic gates and on-chip test circuitry

✍ Higeta, K.; Usami, M.; Ohayashi, M.; Fujimura, Y.; Nishiyama, M.; Isomura, S.; Y 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 930 KB

A 1.5-ns access time, 78-μm2 memory-cell

A 1.5-ns access time, 78-μm2 memory-cell size, 64-kb ECL-CMOS SRAM

✍ Yamaguchi, K.; Nambu, H.; Kanetani, K.; Idei, Y.; Homma, N.; Hiramoto, T.; Tamba 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 914 KB

A 2-V 300-MHz 1-Mb current-sensed double

A 2-V 300-MHz 1-Mb current-sensed double-density SRAM for low-power 0.3-μm CMOS/SIMOX ASICs

✍ Shibata, N.; Wantanabe, M.; Sato, Y.; Ishihara, T.; Komine, Y. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 430 KB