✦ LIBER ✦

A 16-Mb CMOS SRAM with a 2.3-μm2 single-bit-line memory cell

✍ Scribed by Sasaki, K.; Ueda, K.; Takasugi, K.; Toyoshima, H.; Ishibashi, K.; Yamanaka, T.; Hashimoto, N.; Ohki, N.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A 150 ns 16-Mb CMOS SRAM with interdigit

✍ Matsumiya, M.; Kawashima, S.; Sakata, M.; Ookura, M.; Miyabo, T.; Koga, T.; Itab 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 870 KB

A 1.5-ns access time, 78-μm2 memory-cell

✍ Yamaguchi, K.; Nambu, H.; Kanetani, K.; Idei, Y.; Homma, N.; Hiramoto, T.; Tamba 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 914 KB

A 2-V 300-MHz 1-Mb current-sensed double

✍ Shibata, N.; Wantanabe, M.; Sato, Y.; Ishihara, T.; Komine, Y. 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 430 KB