✦ LIBER ✦

A reliable 1-Mbit DRAM with a multi-bit-test mode

✍ Scribed by Kumanoya, M.; Fujishima, K.; Miyatake, H.; Nishimura, Y.; Saito, K.; Matsukawa, T.; Yoshihara, T.; Nakano, T.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A redundancy test-time reduction techniq

✍ Nishimura, Y.; Hamada, M.; Hidaka, H.; Ozaki, H.; Fujishima, K. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 510 KB

A 4-Mbit DRAM with 16-bit concurrent ECC

✍ Yamada, T.; Kotani, H.; Matsushima, J.; Inoue, M. 📂 Article 📅 1988 🏛 IEEE 🌐 English ⚖ 624 KB

A 4-Mbit DRAM with half-internal-voltage

✍ Takada, M.; Takeshima, T.; Sakamoto, M.; Shimizu, T.; Abiko, H.; Katoh, T.; Kiku 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 999 KB

A 1-Mbit DRAM with 33-MHz serial I/O por

✍ Ohta, K.; Kawai, H.; Fujii, M.; Nishimoto, T.; Ueda, S.; Furuta, Y. 📂 Article 📅 1986 🏛 IEEE 🌐 English ⚖ 812 KB

A 60-ns 16-Mbit DRAM with a minimized se

✍ Chou, S.; Takano, T.; Kita, A.; Ichikawa, F.; Uesugi, M. 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 865 KB

An experimental 16-Mbit CMOS DRAM chip w

✍ Watanabe, S.; Oowaki, Y.; Itoh, Y.; Sakui, K.; Numata, K.; Fuse, T.; Kobayashi, 📂 Article 📅 1989 🏛 IEEE 🌐 English ⚖ 764 KB