𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Ultrathin gate dielectrics for silicon nanodevices

✍ Scribed by M Hirose; W Mizubayashi; Khairurrijal; M Ikeda; H Murakami; A Kohno; K Shibahara; S Miyazaki


Publisher
Elsevier Science
Year
2000
Tongue
English
Weight
480 KB
Volume
27
Category
Article
ISSN
0749-6036

No coin nor oath required. For personal study only.

✦ Synopsis


This paper reviews recent progress in structural and electronic characterizations of ultrathin SiO 2 thermally grown on Si(100) surfaces and applications of such nanometer-thick gate oxides to advanced MOSFETs and quantum-dot MOS memory devices. Based on an accurate energy band profile determined for the n + -poly-Si/SiO 2 /Si(100) system, the measured tunnel current through ultrathin gate oxides has been quantitatively explained by theory. From the detailed analysis of MOSFET characteristics, the scaling limit of gate oxide thickness is found to be 0.8 nm. Novel MOSFETs with a silicon quantum-dot floating gate embedded in the gate oxide have indicated the multiple-step electron injection to the dot, being interpreted in terms of Coulombic interaction among charged dots.


πŸ“œ SIMILAR VOLUMES


Vertical Transistor with Ultrathin Silic
✍ Maryam Moradi; Arokia Nathan; Hanna M. Haverinen; Ghassan E. Jabbour πŸ“‚ Article πŸ“… 2009 πŸ› John Wiley and Sons 🌐 English βš– 446 KB

The prospect of realizing nanometer-channel-length thin-film transistors (TFTs) for active matrix addressed pixelated arrays opens up a plethora of new high-performance applications, [1,2] in which the most amenable device topology is the vertical TFT (VTFT) in view of its small area. Previous attem

Ultrathin HfO2 films grown on silicon by
✍ E.P. Gusev; C. Cabral Jr.; M. Copel; C. D’Emic; M. Gribelyuk πŸ“‚ Article πŸ“… 2003 πŸ› Elsevier Science 🌐 English βš– 584 KB

We report on growth behavior, structure, thermal stability and electrical properties of ultrathin (,10 nm) hafnium oxide films deposited by atomic layer deposition using sequential exposures of HfCl and H O at 300 8C on a bare silicon surface 4 2 or a thin thermally grown SiO -based interlayer. Comp

Compatibility of silicon gates with hafn
✍ D.C. Gilmer; R. Hegde; R. Cotton; J. Smith; L. Dip; R. Garcia; V. Dhandapani; D. πŸ“‚ Article πŸ“… 2003 πŸ› Elsevier Science 🌐 English βš– 429 KB

Silicon gate compatibility problems with hafnium-based gate dielectrics are reported. It generally can be stated that chemical vapor deposition (CVD) silicon gates using silane deposited directly onto polycrystalline HfO at conventional 2 temperatures (near 620 8C) results in (1) a low density of la