✦ LIBER ✦

Thin silicide development for fully-depleted SOI CMOS technology

✍ Scribed by Liu, H.I.; Burns, J.A.; Keast, C.L.; Wyatt, P.W.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Fully-depleted SOI CMOS for analog appli

✍ Colinge, J.-P. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 171 KB

Fully-Depleted SOI CMOS Circuits and Tec

✍ Matsuzawa, Akira 📂 Article 📅 2006 🏛 Springer US ⚖ 795 KB

Fully depleted SOI CMOS logic gates for

✍ N. V. Masal’skii 📂 Article 📅 2008 🏛 Springer 🌐 English ⚖ 187 KB

Fully-Depleted SOI CMOS Technology for L

✍ D. Flandre; J. P. Colinge; J. Chen; D. De Ceuster; J. P. Eggermont; L. Ferreira; 📂 Article 📅 1999 🏛 Springer 🌐 English ⚖ 283 KB

Fully depleted CMOS/SOI device design gu

✍ Banna, S.R.; Chan, P.C.H.; Chan, M.; Fung, S.K.H.; Ko, P.K. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 279 KB

Investigation of Ni fully silicided gate

✍ M.A. Pawlak; J.A. Kittl; O. Chamirian; A. Veloso; A. Lauwers; T. Schram; K. Maex 📂 Article 📅 2004 🏛 Elsevier Science 🌐 English ⚖ 327 KB