✦ LIBER ✦

Fully depleted CMOS/SOI device design guidelines for low-power applications

✍ Scribed by Banna, S.R.; Chan, P.C.H.; Chan, M.; Fung, S.K.H.; Ko, P.K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Fully-depleted SOI CMOS for analog appli

✍ Colinge, J.-P. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 171 KB

Fully depleted SOI CMOS logic gates for

✍ N. V. Masal’skii 📂 Article 📅 2008 🏛 Springer 🌐 English ⚖ 187 KB

Fully-Depleted SOI CMOS Circuits and Tec

✍ Matsuzawa, Akira 📂 Article 📅 2006 🏛 Springer US ⚖ 795 KB

Modelling and application of fully deple

✍ D. Flandre; L.F. Ferreira; P.G.A. Jespers; J.-P. Colinge 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 508 KB

Fully-Depleted SOI CMOS Technology for L

✍ D. Flandre; J. P. Colinge; J. Chen; D. De Ceuster; J. P. Eggermont; L. Ferreira; 📂 Article 📅 1999 🏛 Springer 🌐 English ⚖ 283 KB

Low-power high-performance double-gate f

✍ Rongtian Zhang; Roy, K. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 434 KB