✦ LIBER ✦

Fully depleted SOI CMOS logic gates for low-voltage applications

✍ Scribed by N. V. Masal’skii

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Low-voltage arithmetic units based on fu

✍ N. V. Masal’skii 📂 Article 📅 2010 🏛 Springer 🌐 English ⚖ 207 KB

Modelling and application of fully deple

✍ D. Flandre; L.F. Ferreira; P.G.A. Jespers; J.-P. Colinge 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 508 KB

Fully-Depleted SOI CMOS Technology for L

✍ D. Flandre; J. P. Colinge; J. Chen; D. De Ceuster; J. P. Eggermont; L. Ferreira; 📂 Article 📅 1999 🏛 Springer 🌐 English ⚖ 283 KB

A simple analytical model for the front

✍ Chung Ha Suh 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 688 KB

High gate voltage drain current leveling

✍ N. Lukyanchikova; N. Garbar; V. Kudina; A. Smolanka; M. Lokshin; E. Simoen; C. C 📂 Article 📅 2008 🏛 Elsevier Science 🌐 English ⚖ 248 KB

Source/drain extension region engineerin

✍ Abhinav Kranti; G. Alastair Armstrong 📂 Article 📅 2007 🏛 Elsevier Science 🌐 English ⚖ 273 KB