✦ LIBER ✦

Modelling and application of fully depleted SOI MOSFETs for low voltage, low power analogue CMOS circuits

✍ Scribed by D. Flandre; L.F. Ferreira; P.G.A. Jespers; J.-P. Colinge

Publisher: Elsevier Science
Year: 1996
Tongue: English
Weight: 508 KB
Volume: 39
Category: Article
ISSN: 0038-1101
DOI: 10.1016/0038-1101(95)00167-0

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Analytical two-dimensional modeling for

Analytical two-dimensional modeling for potential distribution and threshold voltage of the short-channel fully depleted SOI (silicon-on-insulator) MOSFET

✍ Vaneeta Aggarwal; Manoj K. Khanna; Rachna Sood; Subhasis Haldar; R.S. Gupta 📂 Article 📅 1994 🏛 Elsevier Science 🌐 English ⚖ 453 KB

Wide operating voltage range and low pow

Wide operating voltage range and low power consumption EPROM structure for consumer oriented ASIC applications: T Maruyama, Y Kawamura, N Kitagawa, K Shinada, N Hanada, Y Suzuki (Toshiba Semicond. Syst. Eng. Center, Kawasaki, Japan) Proceedings of the IEEE 1988 Custom Integrated Circuits Conference (Cat. No. 88CH2584-1), Rochester, NY, USA, 16–19 May 1988 (New York, NY, USA: IEEE 1988), pp. 4.1/1−4

📂 Article 📅 1988 🏛 Elsevier Science 🌐 English ⚖ 99 KB

A testable design of dynamic random-access memory (DRAM) architecture which allows one to access multiple cells in a word line simultaneously is presented. The technique utilises the two-dimensional (2-D) organisation of the DRAM and the resulting speedup of the conventional algorithm is considerabl