✦ LIBER ✦

Low-power high-performance double-gate fully depleted SOI circuit design

✍ Scribed by Rongtian Zhang; Roy, K.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Fully-Depleted SOI CMOS Circuits and Tec

✍ Matsuzawa, Akira 📂 Article 📅 2006 🏛 Springer US ⚖ 795 KB

Fully depleted CMOS/SOI device design gu

✍ Banna, S.R.; Chan, P.C.H.; Chan, M.; Fung, S.K.H.; Ko, P.K. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 279 KB

Fully-Depleted SOI CMOS Technology for L

✍ D. Flandre; J. P. Colinge; J. Chen; D. De Ceuster; J. P. Eggermont; L. Ferreira; 📂 Article 📅 1999 🏛 Springer 🌐 English ⚖ 283 KB

Modelling and application of fully deple

✍ D. Flandre; L.F. Ferreira; P.G.A. Jespers; J.-P. Colinge 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 508 KB

Comparative study of fully depleted and

✍ Mansun Chan; Bin Yu; Zhi-Jian Ma; Nguyen, C.T.; Chenming Hu; Ko, P.K. 📂 Article 📅 1995 🏛 IEEE 🌐 English ⚖ 611 KB

Low-Power High-Performance Asymmetrical

✍ Keunwoo Kim; Ching-Te Chuang; Kuang, J.B.; Ngo, H.C.; Nowka, K.J. 📂 Article 📅 2007 🏛 IEEE 🌐 English ⚖ 546 KB