✦ LIBER ✦

Fully-depleted SOI CMOS for analog applications

✍ Scribed by Colinge, J.-P.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Scaling fully depleted SOI CMOS

✍ Trivedi, V.P.; Fossum, J.G. 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 750 KB

Fully depleted SOI CMOS logic gates for

✍ N. V. Masal’skii 📂 Article 📅 2008 🏛 Springer 🌐 English ⚖ 187 KB

Fully depleted CMOS/SOI device design gu

✍ Banna, S.R.; Chan, P.C.H.; Chan, M.; Fung, S.K.H.; Ko, P.K. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 279 KB

Thin silicide development for fully-depl

✍ Liu, H.I.; Burns, J.A.; Keast, C.L.; Wyatt, P.W. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 168 KB

A physically-based C∞-continuous fully-d

✍ Iniguez, B.; Ferreira, L.F.; Gentinne, B.; Flandre, D. 📂 Article 📅 1996 🏛 IEEE 🌐 English ⚖ 837 KB

Fully-Depleted SOI CMOS Technology for L

✍ D. Flandre; J. P. Colinge; J. Chen; D. De Ceuster; J. P. Eggermont; L. Ferreira; 📂 Article 📅 1999 🏛 Springer 🌐 English ⚖ 283 KB