✦ LIBER ✦

Scaling fully depleted SOI CMOS

✍ Scribed by Trivedi, V.P.; Fossum, J.G.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Fully-depleted SOI CMOS for analog appli

✍ Colinge, J.-P. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 171 KB

Thin silicide development for fully-depl

✍ Liu, H.I.; Burns, J.A.; Keast, C.L.; Wyatt, P.W. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 168 KB

Fully depleted SOI CMOS logic gates for

✍ N. V. Masal’skii 📂 Article 📅 2008 🏛 Springer 🌐 English ⚖ 187 KB

Scaling behavior of sub-micron MOSFETs o

✍ Neal Kistler; Jason Woo 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 780 KB

Fully depleted CMOS/SOI device design gu

✍ Banna, S.R.; Chan, P.C.H.; Chan, M.; Fung, S.K.H.; Ko, P.K. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 279 KB

Computer-aided performance assessment of

✍ Fossum, J.G.; Yeh, P.-C.; Choi, J.-Y. 📂 Article 📅 1993 🏛 IEEE 🌐 English ⚖ 751 KB