𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Testability analysis and fault modeling of BiCMOS circuits

✍ Scribed by D. Al-Khalili; C. Rozon; B. Stewart

Publisher
Springer US
Year
1992
Tongue
English
Weight
859 KB
Volume
3
Category
Article
ISSN
0923-8174

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

Modeling and testing for stuck faults in
Modeling and testing for stuck faults in BiCMOS combinational circuits
✍ Asad A. Ismaeel; Rakesh Bhatnagar πŸ“‚ Article πŸ“… 1997 πŸ› Elsevier Science 🌐 English βš– 968 KB

A transistor level model and a testing methodology are presented for BiCMOS circuits. The model fully describes the functional (logical) grad parametric behavior of the 13iCMOS circuits in the presence of transistor stuck faults. Tile model employs the logic transistor function (LTF). The LTF descri

Circuits over monoids: a fault model, an
Circuits over monoids: a fault model, and a trade-off between testability and circuit delay
✍ H.A. Farhat; J.C. Birget πŸ“‚ Article πŸ“… 1992 πŸ› Elsevier Science 🌐 English βš– 297 KB

We introduce a new fault model for evaluation circuits and prefix circuits over a transformation monoid. For evaluation circuits we give a trade-off between the delay of the circuit and the number of test-inputs needed to detect faultiness.