✦ LIBER ✦

Fault simulation and digital circuit testability

✍ Scribed by P. DesMarais; M. Krieger

Publisher: Elsevier Science
Year: 1976
Tongue: English
Weight: 521 KB
Volume: 15
Category: Article
ISSN: 0026-2714
DOI: 10.1016/0026-2714(76)90614-4

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Fault simulation and digital circuit tes

Fault simulation and digital circuit testability : P. Desmarais and M. Krieger. Microelectron. Reliab. 15 (Suppl.) p. 5 (1976)

📂 Article 📅 1977 🏛 Elsevier Science 🌐 English ⚖ 124 KB

Fault behavior and testability of asynch

Fault behavior and testability of asynchronous CMOS circuits

✍ H.T. Vierhaus; W. Meyer; U. Gläser; R. Camposano 📂 Article 📅 1993 🏛 Elsevier Science ⚖ 381 KB

Testability analysis and fault modeling

Testability analysis and fault modeling of BiCMOS circuits

✍ D. Al-Khalili; C. Rozon; B. Stewart 📂 Article 📅 1992 🏛 Springer US 🌐 English ⚖ 859 KB

Multifault and delay-fault testability o

Multifault and delay-fault testability of multilevel circuits

✍ Wuudiann Ke; P. R. Menon 📂 Article 📅 1995 🏛 Springer US 🌐 English ⚖ 327 KB

Circuits over monoids: a fault model, an

Circuits over monoids: a fault model, and a trade-off between testability and circuit delay

✍ H.A. Farhat; J.C. Birget 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 297 KB

We introduce a new fault model for evaluation circuits and prefix circuits over a transformation monoid. For evaluation circuits we give a trade-off between the delay of the circuit and the number of test-inputs needed to detect faultiness.

Design for testability of digital combin

Design for testability of digital combinational circuits: A lisp approach

✍ Fadi N. Sibai 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 466 KB