✦ LIBER ✦

Test generation for combinational logic circuits using information theory

✍ Scribed by P.D. Stigall; Y.M. Erten

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Complete test-set generation for bridgin

✍ Sanjoy Kumar Basu; Jogesh Chandra Paul; Pramode Ranjan Bhattacharjee 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 588 KB

Functional Fault Equivalence and Diagnos

✍ Andreas Veneris; Robert Chang; Magdy S. Abadir; Sep Seyedi 📂 Article 📅 2005 🏛 Springer US 🌐 English ⚖ 861 KB

An effective test generation algorithm f

✍ Jianchao Wang; Daozheng Wei 📂 Article 📅 1986 🏛 Springer 🌐 English ⚖ 727 KB

Pseudo-random test generation for large

✍ Zhongcheng Li; Yinghua Min 📂 Article 📅 1992 🏛 Springer 🌐 English ⚖ 560 KB

Switch-Level Test-Vector Generation for

✍ A. E. Lyul'kin 📂 Article 📅 2003 🏛 Springer 🌐 English ⚖ 33 KB

Stuck-open faults test generation for cm

✍ Seiji Kajihara; Noriyoshi Itazaki; Kozo Kinoshita 📂 Article 📅 1991 🏛 John Wiley and Sons 🌐 English ⚖ 716 KB