๐”– Bobbio Scriptorium
โœฆ   LIBER   โœฆ

Stuck-open faults test generation for cmos combinational circuits

โœ Scribed by Seiji Kajihara; Noriyoshi Itazaki; Kozo Kinoshita

Publisher
John Wiley and Sons
Year
1991
Tongue
English
Weight
716 KB
Volume
22
Category
Article
ISSN
0882-1666

No coin nor oath required. For personal study only.

๐Ÿ“œ SIMILAR VOLUMES

Modeling and testing for stuck faults in
Modeling and testing for stuck faults in BiCMOS combinational circuits
โœ Asad A. Ismaeel; Rakesh Bhatnagar ๐Ÿ“‚ Article ๐Ÿ“… 1997 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 968 KB

A transistor level model and a testing methodology are presented for BiCMOS circuits. The model fully describes the functional (logical) grad parametric behavior of the 13iCMOS circuits in the presence of transistor stuck faults. Tile model employs the logic transistor function (LTF). The LTF descri

An algorithm to generate complete test s
An algorithm to generate complete test sets for stuck-at faults in combinational logic circuits
โœ Leonard J. Tung; David V. Kerns ๐Ÿ“‚ Article ๐Ÿ“… 1988 ๐Ÿ› Elsevier Science ๐ŸŒ English โš– 581 KB

A new algorithm to generate test sets for stuck-at faults in combinational logic circuits via fault simulation is presented. The algorithm is non-path-sensitizing, non-pathtracing and can be easily implemented on a computer. The stuck-at fault model in the algorithm is developed using the component