✦ LIBER ✦

Switch-Level Test-Vector Generation for CMOS Combinational Logic

✍ Scribed by A. E. Lyul'kin

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Stuck-open faults test generation for cm

✍ Seiji Kajihara; Noriyoshi Itazaki; Kozo Kinoshita 📂 Article 📅 1991 🏛 John Wiley and Sons 🌐 English ⚖ 716 KB

Test generation for combinational logic

✍ P.D. Stigall; Y.M. Erten 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 582 KB

Complete test-set generation for bridgin

✍ Sanjoy Kumar Basu; Jogesh Chandra Paul; Pramode Ranjan Bhattacharjee 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 588 KB

An Algorithm for the Generation of Test

✍ Wang, D.T. 📂 Article 📅 1975 🏛 IEEE 🌐 English ⚖ 976 KB

Test vector generation for charge sharin

✍ Heragu, K.; Sharma, M.; Kundu, R.; Blanton, R.D. 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 364 KB

Generation and evaluation of current and

✍ Chun-Hung Chen; Jacob A. Abraham 📂 Article 📅 1992 🏛 Springer US 🌐 English ⚖ 725 KB