𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Generation and evaluation of current and logic tests for switch-level sequential circuits

✍ Scribed by Chun-Hung Chen; Jacob A. Abraham

Publisher
Springer US
Year
1992
Tongue
English
Weight
725 KB
Volume
3
Category
Article
ISSN
0923-8174

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

Design of testing circuit and test gener
Design of testing circuit and test generation for built-in current testing
✍ Yukiya Miura; Yasushi Wada; Kozo Kinoshita πŸ“‚ Article πŸ“… 1993 πŸ› John Wiley and Sons 🌐 English βš– 736 KB

## Abstract Recently current testing is beginning to be noticed as a testing method for CMOS circuits. However, since CMOS circuits cause the dynamic current due to switching, it has been pointed out that testing at a fast clock rate by current testing is difficult. To cope with this problem a buil

An algorithm for stuck-at fault coverage
An algorithm for stuck-at fault coverage analysis of combinational and sequential logic circuits
✍ Leonard J. Tung πŸ“‚ Article πŸ“… 1989 πŸ› Elsevier Science 🌐 English βš– 726 KB

An algorithm for stuck-at fault coverage analysis of digital logic circuits is presented. Based on a recently developed stuck-at fault model, the algorithm determines the effectiveness of a given test input set. The algorithm is applicable for studying sequential logic circuits, as well as combinati

Test cost reduction for logic circuits:
Test cost reduction for logic circuits: Reduction of test data volume and test application time
✍ Yoshinobu Higami; Seiji Kajihara; Hideyuki Ichihara; Yuzo Takamatsu πŸ“‚ Article πŸ“… 2005 πŸ› John Wiley and Sons 🌐 English βš– 347 KB

## Abstract We believe that reduction of the testing cost is becoming increasingly important as the size of VLSIs becomes larger. Moreover, as the structure of VLSIs becomes more complicated, test compaction, test compression, and test application time reduction for non‐stuck‐at faults, such as del