✦ LIBER ✦

Primitive delay faults: identification, testing, and design for testability

✍ Scribed by Krstic, A.; Kwang-Ting Cheng; Chakradhar, S.T.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

CMOS fault modeling, test generation and

✍ C Matthäus; B Krüger-Sprengel; C Glowacz; U Hübner; H.T Vierhaus 📂 Article 📅 1988 🏛 Elsevier Science ⚖ 406 KB

Design-for-testability for path delay fa

✍ Pomeranz, I.; Reddy, S.M. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 269 KB

New Design for Testability Approach for

✍ Metra, C.; Omana, M.; Mak, T.M.; Tam, S. 📂 Article 📅 2012 🏛 IEEE 🌐 English ⚖ 656 KB

High-Level Test Synthesis With Hierarchi

✍ Sying-Jyan Wang; Tung-Hua Yeh 📂 Article 📅 2009 🏛 IEEE 🌐 English ⚖ 907 KB

Primitive path delay faults: identificat

✍ Sivaraman, M.; Strojwas, A.J. 📂 Article 📅 2000 🏛 IEEE 🌐 English ⚖ 327 KB

Fault characterization, testing consider

✍ Salama, A.E.; Elmasry, M.I. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 303 KB