✦ LIBER ✦

New Design for Testability Approach for Clock Fault Testing

✍ Scribed by Metra, C.; Omana, M.; Mak, T.M.; Tam, S.

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

CMOS fault modeling, test generation and

✍ C Matthäus; B Krüger-Sprengel; C Glowacz; U Hübner; H.T Vierhaus 📂 Article 📅 1988 🏛 Elsevier Science ⚖ 406 KB

Primitive delay faults: identification,

✍ Krstic, A.; Kwang-Ting Cheng; Chakradhar, S.T. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 356 KB

Design of testability for analogue fault

✍ Chin-Long Wey 📂 Article 📅 1987 🏛 John Wiley and Sons 🌐 English ⚖ 953 KB

Fault characterization, testing consider

✍ Salama, A.E.; Elmasry, M.I. 📂 Article 📅 1992 🏛 IEEE 🌐 English ⚖ 303 KB

A cost-effective design for testability:

✍ Sanghyeon Baeg; Rogers, W.A. 📂 Article 📅 1999 🏛 IEEE 🌐 English ⚖ 258 KB

Design-for-testability for path delay fa

✍ Pomeranz, I.; Reddy, S.M. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 269 KB