𝔖 Bobbio Scriptorium
✦   LIBER   ✦

Performance Modeling of Low-/Cu Interconnects for 32-nm-Node and Beyond

✍ Scribed by Tada, M.; Inoue, N.; Hayashi, Y.

Book ID
114619723
Publisher
IEEE
Year
2009
Tongue
English
Weight
992 KB
Volume
56
Category
Article
ISSN
0018-9383

No coin nor oath required. For personal study only.

πŸ“œ SIMILAR VOLUMES

[IEEE IEEE International Interconnect Te
[IEEE IEEE International Interconnect Technology Conference - Burlingame, CA, USA (2-4 June 2003)] Proceedings of the IEEE 2003 International Interconnect Technology Conference (Cat. No.03TH8695) - Highly reliable Cu/low-k dual-damascene interconnect technology with hybrid (PAE/SiOC) dielectrics for 65 nm-node high performance eDRAM
✍ Kajita, A.; Usui, T.; Yamada, M.; Ogawa, E.; Katata, T.; Sakata, A.; Miyajima, H πŸ“‚ Article πŸ“… 2003 πŸ› IEEE βš– 188 KB