✦ LIBER ✦

Optimization of silicide process for sub-0.1-μm CMOS devices

✍ Scribed by Ken-Ichi Gotoh; Atsuo Fushida; Tatsuya Yamazaki

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Substrate-triggered SCR device for on-ch

✍ Ming-Dou Ker; Kuo-Chun Hsu 📂 Article 📅 2003 🏛 IEEE 🌐 English ⚖ 608 KB

Shallow junctions, silicide requirements

✍ Bijan Davari 📂 Article 📅 1992 🏛 Elsevier Science 🌐 English ⚖ 440 KB

The investigation of key technologies fo

✍ Qiuxia Xu; He Qian; Huaxiang Yin; Lin Jia; Honghao Ji; Baoqing Chen; Yajiang Zhu 📂 Article 📅 2001 🏛 IEEE 🌐 English ⚖ 227 KB

Challenges for predictive process simula

✍ J.D. Plummer; P.B. Griffin 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 799 KB

Suspended SOI structure for advanced 0.1

✍ Hisamoto, D.; Tanaka, S.; Tanimoto, T.; Kimura, S. 📂 Article 📅 1998 🏛 IEEE 🌐 English ⚖ 220 KB

N+/P junction leakage characteristics of

✍ Key-Min Lee; Chel-Jong Choi; Joo-Hyoung Lee; Tae-Yeon Seong; Young-Jin Park; Sun 📂 Article 📅 2002 🏛 IEEE 🌐 English ⚖ 205 KB