✦ LIBER ✦

Modeling for bridging faults in nMOS combinational circuits

✍ Scribed by Asad A. Ismaeel; Rakesh Bhatnagar; Mohammed Khan

Book ID: 108362160
Publisher: Elsevier Science
Year: 1997
Tongue: English
Weight: 775 KB
Volume: 37
Category: Article
ISSN: 0026-2714
DOI: 10.1016/s0026-2714(96)00039-x

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Modeling and testing for stuck faults in

Modeling and testing for stuck faults in pseudo nMOS combinational circuits

✍ Asad A. Ismaeel; Rakesh Bhatnagar 📂 Article 📅 1996 🏛 Elsevier Science 🌐 English ⚖ 530 KB

A transistor fault model for nMOS combin

A transistor fault model for nMOS combinational circuits

✍ Asad A. Ismaeel 📂 Article 📅 1991 🏛 Elsevier Science 🌐 English ⚖ 539 KB

Complete test-set generation for bridgin

Complete test-set generation for bridging faults in combinational-logic circuits

✍ Sanjoy Kumar Basu; Jogesh Chandra Paul; Pramode Ranjan Bhattacharjee 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 588 KB

Modeling and testing for stuck faults in

Modeling and testing for stuck faults in BiCMOS combinational circuits

✍ Asad A. Ismaeel; Rakesh Bhatnagar 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 968 KB

A transistor level model and a testing methodology are presented for BiCMOS circuits. The model fully describes the functional (logical) grad parametric behavior of the 13iCMOS circuits in the presence of transistor stuck faults. Tile model employs the logic transistor function (LTF). The LTF descri

Modeling for stuck faults in cmos non-th

Modeling for stuck faults in cmos non-threshold logic (NTL) combinational circuits

✍ Asad A. Ismaeel; Rakesh Bhatnagar 📂 Article 📅 1995 🏛 Elsevier Science 🌐 English ⚖ 530 KB

Bridging Faults in Pipelined Circuits

✍ M. Favalli; C. Metra 📂 Article 📅 2000 🏛 Springer US 🌐 English ⚖ 175 KB