✦ LIBER ✦

Bridging Faults in Pipelined Circuits

✍ Scribed by M. Favalli; C. Metra

Book ID: 110262015
Publisher: Springer US
Year: 2000
Tongue: English
Weight: 175 KB
Volume: 16
Category: Article
ISSN: 0923-8174
DOI: 10.1023/a:1008321304131

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

Modeling for bridging faults in nMOS com

Modeling for bridging faults in nMOS combinational circuits

✍ Asad A. Ismaeel; Rakesh Bhatnagar; Mohammed Khan 📂 Article 📅 1997 🏛 Elsevier Science 🌐 English ⚖ 775 KB

Behavior Analysis of Internal Feedback B

Behavior Analysis of Internal Feedback Bridging Faults in CMOS Circuits

✍ Yukiya Miura; Shuichi Seno 📂 Article 📅 2002 🏛 Springer US 🌐 English ⚖ 147 KB

Complete test-set generation for bridgin

Complete test-set generation for bridging faults in combinational-logic circuits

✍ Sanjoy Kumar Basu; Jogesh Chandra Paul; Pramode Ranjan Bhattacharjee 📂 Article 📅 1986 🏛 Elsevier Science 🌐 English ⚖ 588 KB

Algorithms to Select IDDQ Measurement Ve

Algorithms to Select IDDQ Measurement Vectors for Bridging Faults in Sequential Circuits

✍ Yoshinobu Higami; Yuzo Takamatsu; Kewal K. Saluja; Kozo Kinoshita 📂 Article 📅 2000 🏛 Springer US 🌐 English ⚖ 50 KB

Static test compaction for IDDQ testing

Static test compaction for IDDQ testing of bridging faults in sequential circuits

✍ Yoshinobu Higami; Kewal K. Saluja; Yuzo Takamatsu; Kozo Kinoshita 📂 Article 📅 2000 🏛 John Wiley and Sons 🌐 English ⚖ 335 KB 👁 2 views

This paper presents a static test compaction method for IDDQ testing of sequential circuits. Test compaction reduces test application time and tester memory and consequently reduces testing cost. Particularly for IDDQ testing, measurement of IDDQ is time-consuming, and thus test compaction is a very

Method of diagnosing single bridging fau

Method of diagnosing single bridging faults in combinational circuit

✍ Teruhiko Yamada; Kouji Yamazaki 📂 Article 📅 1991 🏛 John Wiley and Sons 🌐 English ⚖ 522 KB