✦ LIBER ✦

Method of diagnosing single bridging faults in combinational circuit

✍ Scribed by Teruhiko Yamada; Kouji Yamazaki

Publisher: John Wiley and Sons
Year: 1991
Tongue: English
Weight: 522 KB
Volume: 22
Category: Article
ISSN: 0882-1666
DOI: 10.1002/scj.4690220905

No coin nor oath required. For personal study only.

📜 SIMILAR VOLUMES

A method of diagnosing single stuck-at f

A method of diagnosing single stuck-at faults in combinational circuits

✍ Teruhiko Yamada; Yoshiyuki Nakamura 📂 Article 📅 1992 🏛 John Wiley and Sons 🌐 English ⚖ 618 KB

## Abstract A new method is proposed to diagnose single stuck‐at faults in combinational circuits. In this method, based on the operations of the nonfaulty circuit, first the possible faulty paths are examined from the primary outputs, at which errors have been observed, toward the primary inputs t

Method of diagnosing multiple stuck-at-f

Method of diagnosing multiple stuck-at-faults in combinational circuits

✍ Teruhiko Yamada; Shuji Hamada; Tatsuo Matsumoto; Toshihiko Takahashi; Takao Naka 📂 Article 📅 1991 🏛 John Wiley and Sons 🌐 English ⚖ 674 KB

Identification of redundant faults in co

Identification of redundant faults in combinational circuits

✍ Tetsuro Minamiyama; Yuzo Takamatsu 📂 Article 📅 2000 🏛 John Wiley and Sons 🌐 English ⚖ 161 KB 👁 2 views

An efficient redundant-fault identification method is useful for test pattern generation. The authors earlier proposed a method for redundant fault identification of combinational circuits that consisted of the procedures regarding the fan-out stems used in the FIRE algorithm and the analysis of ta

Diagnostic simulation of stuck-at faults

Diagnostic simulation of stuck-at faults in combinational circuits

✍ Sreejit Chakravarty; Yiming Gong; Srikanth Venkataraman 📂 Article 📅 1996 🏛 Springer US 🌐 English ⚖ 769 KB

Two faults are said to be equivalent, with respect to a test set T, iff they cannot be distinguished by any test in T. The sizes of the corresponding equivalence classes of faults are used as a basis for comparing the diagnostic capability of two given test sets. A novel algorithm, called "multiway

Removal of redundancy in combinational c

Removal of redundancy in combinational circuits under classification of undetectable faults

✍ Seiji Kajihara; Kozo Kinoshita; Haruko Shiba 📂 Article 📅 1993 🏛 John Wiley and Sons 🌐 English ⚖ 723 KB

## Abstract This paper proposes a method for efficiently removing redundant elements using properties of undetectable faults obtained by test pattern generation. Lines of redundant elements have undetectable single stuck‐at faults. We classify undetectable faults into three categories according to

Static test compaction for IDDQ testing

Static test compaction for IDDQ testing of bridging faults in sequential circuits

✍ Yoshinobu Higami; Kewal K. Saluja; Yuzo Takamatsu; Kozo Kinoshita 📂 Article 📅 2000 🏛 John Wiley and Sons 🌐 English ⚖ 335 KB 👁 2 views

This paper presents a static test compaction method for IDDQ testing of sequential circuits. Test compaction reduces test application time and tester memory and consequently reduces testing cost. Particularly for IDDQ testing, measurement of IDDQ is time-consuming, and thus test compaction is a very